Eric Lau, Jason E Miller, Inseok Choi, Donald Yeung, Saman Amarasinghe andtrt
HotPar '11 Workshop
Berkeley, CA
May, 2011
As the push for parallelism continues to increase the number of cores on a chip, system design has become incredibly complex; optimizing for performance and power efficiency is now nearly impossible for the application programmer.