Heracles is a complete multicore system written in Verilog. It is fully parameterizable and can be reconfigured and synthesized into different topologies, sizes, and memory configurations. It is meant primarily for teaching and multicore design exploration research. Heracles Designer is the Graphical User Interface for quick system configurations. In the configuration folder, there are two setting examples.



On top of the home tag are the different tabs to configure the system.

ALT Multicore Design & Ex	ploration	- • ×
File Help		
Home Core Settings Memor	y System On-Chip Network Programming	
- Core Configuration		
Network Topology	Current System Configuration	A
Number of Cores	0	
	Apply	
Synthetic Traffic	· · · · · · · · · · · · · · · · · · ·	
Injection Rate		
Simulation Cycles	0	
Use default settings		
Use only core settings	\$	
Use specified settings	GENERATE	
Environment	None	
	RUN	-

On the core setting tab, user can specify:

1- The type of core to generate, in the version v1.0 of the Heracles GUI only MIPS and Injector cores are fully supported.

- 2- The network topology of the system instance to generate. Note that only 2D-Mesh is supported in version v1.0 of GUI.
- 3- The number of cores to generate. After the number of cores is specified, the "Apply" button is used to update the "On-Chip Network" and "Programming" tabs to reflect the core count.
- 4- The traffic type, injection rate, and simulation cycles that are used to generate the traffic in the injector core.
- 5- Different settings, *"Use of default settings"* is to enable fast testing of a system, by generating key parameters.

Note: *"Generate"* and *"Run"* buttons are very important. The *"Generate"* button generates the Verilog file for the system instance. The *"Run"* button generates the appropriate *.tcl* file to launch the system in the environment specified, in version 1, *ModelSim* environment is the one tested.

A RLT Multicore Design 8	& Exploration			- • • ×
File Help				
Home Core Settings Me	emory System On-Chip Networ	k Programming		
Memory Configuration Main Memory		•	Memory Backup	None
Instruction cache	Cache size			
🗌 Data cache	Cache size	-	Cache coherence	None 🔻
☑ Inclusive caches				
Level 2 cache	Cache size			
Cacheline size (words)	1			
Use LUT for caches	Use RAM for caches	Use LUT for iCache	Use LUT for dCache	Use LUT for I2Cache
Current Memory Cor	nfguration			Ĵ

Memory system tab allows user to set:

- 1- Maim memory configuration, *"Uniformed Distributed"* for the main memory is the default. The total size is shared among the number of cores instantiated.
- 2- Instruction and data caches.

Note: In version v1.0 of the GUI, main memory backup, cache coherence, and level 2 cache setting are not supported.

Routing		•		Buffe	r support	Bufferless supp	port
VCs per port	1	VC Dep	oth	1	÷	Static VC alloca	ition
Core bandwidth	1	Link ba	indwidth	1	×		
Source	0	Destination	0	×	Flow ID		Set
Router ID	•	Output port	0	×	VC	0	Clear
Manual Routing							
Source	0	Destination	0	•		Apply	
Synthetic		Flits per packet	1	V			
Current Route	er Configuration						*

The on-chip network tab covers all the major aspects of the system interconnect. User can set:

- 1- Routing algorithm
- 2- Number of virtual channels (VCs) per port and depth of each VC. Not that when setting VC depth, a size of 3 or greater is advised.
- 3- Core and switch bandwidths, but only advanced users who understand the implications should change bandwidths from 1.
- 4- Routing tables, by selecting source/destination pair or flow ID, router ID, output port, and VC (this allows for more flexible user defined routing paths).
- 5- Source and destination pairs manually, in the manual routing section, for injector-based traffic, where user is setting source and destination pairs manually. It should not be used for the MIPS-based cores, because source and destination traffic is dictated by application and memory mapping.
- 6- Number of flits per packet for injector-based traffic.

RLT Multicore Desig	In & Exploration				_ 0 <u>_ x _</u>
ile Help					
Home Core Settings	Memory System On-Chip Net	twork Programming			
CIC++ program		Browse	target core 0	Co	noile
Load pre-compiled pro	grams				<u>^</u>
😲 core 0		starting PC	stac	ck pointer 🖉 🗸	start
😲 core 1		starting PC	stac	ck pointer 💽 🗸	start 🗌
😲 core 2		starting PC	stac	ck pointer 🖉 🗸	start
😲 core 3		starting PC	stac	sk pointer 🖉 🗸	start
😲 core 4		starting PC	💼 stad	ck pointer 🖉 🗸	start
😲 core 5		starting PC	🔹 stad	ck pointer 🖉 🗸	start 🗌
😲 core 6		starting PC	stac	ck pointer 🖉 🗸	start
<pre> core 7 </pre>		starting PC	stac	ck pointer 🗸 🗸	start
-					
	Ar	oply Cancel	Clear		

The programming tab is updated when user changes the number of cores in the system, user can:

- 1- Load a binary file onto a core.
- 2- Load a binary onto a core and set the starting address for another core to point to that binary.
- 3- Select where to place the data section or stack pointer of a core (it can be local, on the same core as the binary or on another core).
- 4- Select which core to start.
- 5- Any error loading the binaries with show up on the core setting tab.

Note: When using the injector this tab is not active. Also in the version v1.0 of the GUI, the automatic compiling of a C or C++ is not supported. On that version, user must manually move the *softwareToolchain* folder to his/her own linux-based environment to compile the programs then move the binaries back.

For the latest updates and release, please visit: <u>http://projects.csail.mit.edu/heracles</u>